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Abstract 
Line balancing is required in most of production lines, but bottleneck point often happens. As the results, many wastes would be occurred. 
There are many methods or tools to balance the line as well as eliminate wastes. In this paper, a lean line balancing would be studied as a 
simple tool, but impressive results would be brought. It would be applied in improvement of an electronics assembly line. Analysis on the 
current line would be done to figure out wastes and conceive the ideas to solve them. The quality of production line would be shown on the 
productivity, line balancing index, and effectiveness on resources. Actually, many benefits for the studied electronics assembly line were 
brought, which could be considered as a force to apply lean line balancing tool for other production lines. 
© 2016 The Authors. Published by Elsevier B.V. 
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1. Introduction 
Most electronics assembly companies pay much attention 
on reducing cost as well as enhancing customer value. 
Waste takes in many forms and it should be eliminated. 
Lean manufacturing could prove effective for driving waste 
out of manufacturing process. Continuous improvement is 
required to create more value for customers with fewer 
resources. Transformation of the traditional assembly line to 
a lean one is a good solution to improve efficiency, 
effectiveness and profitability [1]. 
Assembly line is popular in manufacturing industries 
such as electronics, textile, or furniture [1, 2, 3]. However, 
bottlenecks are often occurred because the assembly line is 
difficult to get balancing, which would bring many wastes 
such as waiting time, work in process (WIP), and 
overproduction [3]. Therefore, a lean line balancing could 
support the WIP smoothly flows through the line with 
minimal (or no) buffers between steps of assembly process 
[4]. 
Lean line balancing has been done in many industries 
[4]. Many forms of wastes such as inventory, waiting time, 
and transport are eliminated. The studied electronics 
assembly line could meet customer requirements, but it was 
not considered as an effective line in terms of low 
productivity, resources efficiency, and many wastes. 
Therefore, the target of research project is to enhance the 
operation effectiveness of the line. 
2. Methodology 
Line  balancing  is  a  technique  to  minimize  imbalance  
between/among  workers  and workloads in order to achieve 
required run rate [4, 5]. Therefore, the line should be 
analyzed in terms of assembly process, workstations layout, 
and workstation cycle time.  A multiple activity chart is 
used to measure the cycle time at the workstation with 
cooperation between an operator and machine, which is 
known as the operator – machine chart [6]. Besides, jobs at 
the workstation should be separated and analyzed in detail 
to figure out which one could be improved. 
Takt time, an average unit production time needed to 
meet customer demand, is calculated [7]. Described 
mathematically, Takt time is available time for 
production/required units of production a day or a period 
time. There are two required quantities: 
D = Average daily customer demand for the item. 
W = Total available working time per day, in seconds. 
Therefore,  
Takt time = W / D in seconds per item   (1) 
 l i  . This is an open access article under the CC BY-NC-ND license 
(http://cr ativecommons.org/licenses/by-nc- d/4.0/).
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Fig 1. Electronics motherboard assembly process 
The line balancing chart would be drawn to figure out 
the bottleneck points on the line. The ideas to improve the 
line would be conceived.  
In the next step, the bottleneck workstation would be 
analyzed and focused to improve first. The value-added and 
non-value-added activities would be identified [1, 6]. The 
suitable tools such as multiple activity chart, Ishikawa 
chart, and activity analysis table would be used to find out 
reasons and alternatives to enhance the line.  
Besides, operator comments on the workstation 
operations would be collected, which are good information 
to improve the workstation layout. 
The improvement alternatives would be designed and 
evaluated to optimize the used resources, eliminate or 
reduce wastes, as well as enhance the productivity. In 
addition, line balancing factors would be calculated and 
evaluated. 
3. The electronics motherboard assembly line 
The electronics motherboard assembly line has four main 
workstations in the assembly process including Inline 
Loading Program (ILP), Function Verification Test (FVT), 
Final Inspection (FNI) and Pack out. The assembly process 
is summarized on Fig 1. 
The motherboard frames were moved to buffers 
before and after workstations for waiting to be 
processed. The total transport time fills a meaning 
ratio of the cycle time. In addition, waiting time 
between workstations is often long. As a result, un-
valued time is easy to recognize larger than value 
added one. The transport flow chart of the piece 
through the electronics assembly line is shown on the 
Fig 2. 
The line layout is designed as the U-shape as shown 
on Fig 3. The process flow begins at the ILP 
workstation and finishes at the Pack out one. Each 
workstation has one operator to process all required 
tasks. 
 
The Inline Loading Program-ILP workstation has 
one operator and two fixture machines. They operate 
independently, in which each fixture machine can 
input required data for two the electronics 
motherboards at the same time. Operator process 
includes opening the fixture machine, locating the 
motherboard in the machine, waiting for inputting the 
data, moving the motherboard out and moving them to 
the next workstation. The ILP process is summarized 
as in Table 1. 
 
Fig 2. Operation flow chart of studied assembly line 
 
Fig 3. Layout of electronics motherboard assembly line 
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The Function Verification Test-FVT workstation 
has one operator controlling independent fixture 
machines. Each machine can only test one 
motherboard at a time. The operator has to open the 
fixture machine, locate the motherboard in the 
machine, as well as wait the machine testing 
motherboard inputted program. If the machine reports 
the green light, the motherboard is passed. If it reports 
the red light, the motherboard is fail. It would be 
transported to the next suitable workstation. The FVT 
process is summarized in Table 2.  
The Final Inspection-FNI workstation has one 
operator checking motherboard appearance. There is a 
standard form using to make a comparison. A 
guideline of how to process is shown in Table 3. 
 
The Pack out workstation has one operator packing 
the motherboard. The operator activities includes 
picking up the motherboard, collecting the ESD cover, 
putting the motherboard into the ESD cover, and 
packing as well as locating it in the box. Each box can 
handle 84 packed motherboards. The pack out 
workstation process is summarized in Table 4. 
Table 2. Operation process at the FVT workstation  
Name of Workstation: FVT workstation 
Product ID: Electronics motherboard 
Workstation picture: 
 
No. Operation description  
Resource 
Operator Machine 
1 
Locate the motherboard in the 
testing machine frame 
X  
2 
Push and close the testing 
machine frame 
X  
3 
Test the motherboard and report 
the result. 
 X 
4 
Pull the testing machine frame 
out.  
X  
5 
Transport the fail motherboard 
to the debug workstation and 
paste the red fail note on it.  
X  
6 
Transport the passed 
motherboard to the FNI 
workstation.  
X  
Table 3. Operation process at the FNI workstation  
Name of Workstation: FNI workstation 
Product ID: Electronics motherboard 
Workstation picture: 
No. Operation description  
Resource 
Operator Machine 
1 
Locate the standard 
form on the 
motherboard.  
X  
2 Check the item X  
3 
Check the appearance 
quality.  
X  
4 
Check the lower CLD 
pad plate  
X  
5 
Input the barcode in the 
MES system.  
X  
6 
If test result is fail, 
- Paste an error note on 
the motherboard  
- The error information 
is recorded in the MES 
system.  
- The error 
motherboard is 
transported to the 
rework station.  
X  
7 
If the test result is good, 
the motherboard is 
transported to the Pack 
out workplace. 
X  
Table 1. Operation process at the ILP workstation  
Name of Workstation: ILP-Inline Loading 
Program 
Product ID: Electronics motherboard 
Workstation picture 
 
No. Operation description  
Resource 
Operator Machine 
1 
Locate the motherboard in the 
fixture machine and close 
machine cover.  
X  
2 
Input the data and report the 
result.  
 X 
3 Open machine cover X  
4 
If the report of the result is 
fail, the motherboard is moved 
to the debug workstation. A 
red sticker note is pasted on it.  
X  
5 
Transport the motherboard to 
the FVT workstation if it is 
passed.  
X  
Table 4. Operation process at the Packout workstation  
Name of Workstation: Packout workstation 
Product ID: Electronics motherboard 
Workstation picture: 
 
No. Operation description  
Resource 
Operator Machine 
1 
Locate the artificial sponges 
to the box.  
X  
2 Locate the slots in the box  X  
3 
Pick up the motherboard and 
scan information (barcode) in 
the MES system.  
X  
4 
Fix the motherboard in the 
cover P/N JBAG0018 - NE 
X  
5 
Fix the packed motherboard 
in the box.  
X  
6 
Locate the artificial sponges 
to box upper side when there 
are completed motherboards.  
X  
7 
Close the box cover and stick 
a note on it.  
X  
8 
Move the box to the stack in 
the OBA place.  
X  
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After the operation process was analyzed, the operator 
value-added and/or non-value-added activities were 
identified for every workstation. At each workstation, 
all operations processing cycle time were collected. 
Besides, operations would be classified into value-
added or waste activity. They are summarized as 
following Tables. 
 
The distribution of cycle time at each workstation 
was shown on Fig 4, in which the waste time is mainly 
occurred at the ILP and FVT workstations. The 
percentage of the waste time of the line around 
12.18%.  
Actually, there are many factors affecting to the line 
productivity, which relate to manufacturing 
environment, human factor, suddenly activities, and 
machine broken down. The added coefficient was 
analyzed [7] and identified as summary in Table 9. 
 
 
 
 
 
 
 
 
 
 
Table 5. Operator value-added and non-value-added activities at the ILP 
workstation  
Name of 
Workstation: 
ILP-Inline 
Loading Program 
4pieces 
/batch 
1pieces 
/batch 
Product ID: Electronics motherboard 
Cycle 
time 
(second) 
Cycle 
time 
(second) 
No. Operation description  
Activities 
Value-
added 
Waste 
1 
Locate the 
motherboard in 
the fixture 
machine and 
close machine 
cover.  
X  
18.00 4.50 
2 Scan offline X  13.00 3.25 
3 
Observing the 
inputting data 
process and 
reporting the 
result.  
 X 
23.00 5.75 
4 
Open machine 
cover and then 
move the 
motherboard to 
the next 
suitable 
workstation 
X  
14.00 3.50 
5 
Exchange tray 
trolley and 
exchange tray 
to tray 
X  
 0.70 
Cycle time 68.00 17.70 
Table 8. Operator value-added and nonvalue-added activities at the 
Packout workstation  
Name of Workstation: Packout workstation 1pieces 
/batch 
Product ID: 
Electronics 
motherboard 
Cycle 
time 
(second) 
No. 
Operation 
description  
Activities 
Value-
added Waste 
1 
Pick up the 
motherboard and scan 
information (barcode) 
in the MES system. 
X  
3.00 
2 
Fix the motherboard in 
the cover P/N 
JBAG0018 - NE 
X  
3.00 
3 Pack the mother board X  4.60 
4 
Fix the packed 
motherboard in the 
box. 
X  
3.00 
Cycle time 13.60 
Table 7. Operator value-added and non-value-added activities at the FNI 
workstation  
Name of Workstation: FNI workstation 1pieces 
/batch 
Product ID: 
Electronics 
motherboard 
Cycle 
time 
(second) 
No. Operation description  
Activities 
Value-
added Waste 
1 
Use two hand move the 
tested motherboard to 
the pack out 
workstation and pick up 
another one from the 
buffer tray to test. 
X  
4.00 
2 
Check the appearance 
quality. 
X  
13.50 
3 
Scan the barcode to the 
MES system 
X  
3.00 
Cycle time 20.50 
Table 6. Operator value-added and non-value-added activities at the FVT 
workstation  
Name of 
Workstation: 
FVT-Function 
Verification Test  
4pieces 
/batch 
1pieces 
/batch 
Product ID: 
Electronics 
motherboard 
Cycle 
time 
(second) 
Cycle 
time 
(second) 
No. 
Operation 
description  
Activities 
Value-
added Waste 
1 
Pull the 
testing 
machine 
frame; 
Locate the 
motherboard 
in it; Push 
the testing 
machine 
frame; And 
transport the 
tray to the 
FNI buffer. 
X  
20.56 5.14 
2 Scan offline X  38.00 9.50 
3 
Observe the 
inputting 
data program 
process 
 X 
10.68 2.67 
Cycle time 69.24 17.31 
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Importantly, the customer demand around 6400 
motherboards a month should be fulfilled; there is around 
26 working days a month; and the company works 3 shifts a 
day (24 hours a day). Therefore,  
Takt time equals: 
ሺʹ͸ܺʹͶܺ͸Ͳܺ͸Ͳܺሺͳ െ ʹͲΨሻሻȀ͸ͶͲͲ  = 28.08 
seconds/product. 
The production line capacity could meet the customer 
demand because all workstation cycle times is lower than 
Takt time. As a result, waste of resource (human resource) 
happens. The Pack out workstation productivity is too large 
than required one. 
Some factors to evaluate the line are calculated as 
followings: 
9 Balancing line ratio equals ሺͳ͹Ǥ͹ ൅ ͳ͹Ǥ͵ͳ ൅
ʹͲǤͷ ൅ ͳ͵Ǥ͸ሻȀሺͶܺʹͲǤͷሻܺͳͲͲΨ = 84.4% 
9 Number of required operators equals ሺͳ͹Ǥ͹ ൅
ͳ͹Ǥ͵ͳ ൅ ʹͲǤͷ ൅ ͳ͵Ǥ͸ሻȀʹͺǤͲͺ = 2.5 operators 
9 Line balancing efficiency equals ሺͳ͹Ǥ͹ ൅ ͳ͹Ǥ͵ͳ ൅
ʹͲǤͷ ൅ ͳ͵Ǥ͸ሻȀሺͶܺʹͺǤͲͺሻܺͳͲͲΨ = 61.53% 
4. Improvement alternatives 
The line capacity can meet customer demand, but there is 
large waste in human resource especially in Pack out 
workstation. In addition, at the ILP and FVT workstation 
the operators have to wait while the machines run. Wastes 
were considered to reduce as well as eliminated as 
following alternatives. 
4.1. Combination of ILP and Pack out workstations 
The ILP operator was considered to assign more 
workload for the Pack out one because the total processing 
time is still less than the Takt time. Operator processes 
include locating the motherboard in the fixture machine at 
the ILP, transporting to the Pack out, packaging 4 good 
motherboards, and then transporting to the ILP to remove 
the motherboard out of the machine. The summary of cycle 
time at each workstation is shown in Table 10, in which all 
of them are less than required Takt time. The number of 
workstations is reduced from 4 to 3, and 3 operators could 
complete all jobs of the line. 
Therefore,  
9 Line balancing ratio equals ሺʹͳǤͶ ൅ ͳ͹Ǥ͵ͳ ൅
ʹͲǤͷሻȀሺ͵ܺʹͳǤͶሻܺͳͲͲΨ = 92.2%; 
9 Line balancing efficiency equals ሺʹͳǤͶ ൅ ͳ͹Ǥ͵ͳ ൅
ʹͲǤͷሻȀሺ͵ܺʹͺǤͲͺሻܺͳͲͲΨ = 70.27%; 
9 The percentage of the waste time of the line is 
reduced from 12.8% to 4.5%; 
However, the operator working time at the ILP-Pack out 
workstation is more than 85% (24.44/28.10) cycle time. 
4.2 Combination of ILP and FVT workstations 
A software to read the barcode automatically for the FVT 
workstation needs to be invested, which costs around 
2800USD. An operator has to do jobs of the ILP and FVT 
workstations. The operator processes include locating the 
motherboard in the ILP fixture machine, transporting to the 
FVT, testing four motherboards, transporting back to the 
ILP, removing out the completed motherboard and moving 
it to the next station. Similarly, the summary of cycle time 
at each workstation is shown in Table 11, in which all of 
them is still less than required Takt time. The number of 
workstations is reduced from 4 to 3, and 3 operators could 
complete all jobs of the line. 
 
 
 
 
 
  Waste time 
Fig 4. Workstation cycle time in seconds  
 
Table 9. Added coefficient 
Added coefficient % Line characteristics 
Personal demand 5 
The job is normal and working 
environment conditions are normal.  
Basic relax 4 Company regular 
Suddenly factor 3 Not serious or normal  
Machine 8 Normal and in control. 
Total 20  
Table 10. Summary of the cycle time at each workstation 
 
Cycle time Takt time 
 
ILP & PACK 21.44 28.10 Sec/pc 
FVT 17.30 28.10 Sec/pc 
FNI 20.50 28.10 Sec/pc 
Table 11. Summary of the cycle time at each workstation 
Cycle time Takt time 
ILP & FVT 23.90 28.10 sec/pc 
FNI 20.50 28.10 sec/pc 
PACKOUT 13.60 28.10 sec/pc 
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Therefore,  
9 Line balancing ratio equals  ሺʹ͵Ǥͻ ൅ ʹͲǤͷ ൅
ͳ͵Ǥ͸ሻȀሺ͵ܺʹ͵ǤͻሻܺͳͲͲΨ = 80.89%; 
9 Line balancing efficiency equals  ሺʹ͵Ǥͻ ൅ ʹͲǤͷ ൅
ͳ͵Ǥ͸ሻȀሺ͵ܺʹͺǤͲͺሻܺͳͲͲΨ = 68.85%; 
9 The percentage of the waste time of the line is 
reduced from 12.8% to 10.3%; 
However, the operator working time at the ILP-FVT 
workstation is still around 85% (23.90/28.10) cycle time. 
Three alternatives were considered: The current line, 
ILP-Pack out combination, and ILP-FVT combination 
alternative. Many criteria were used to evaluate them as 
shown in the Table 12. The suggested alternatives were 
better than the current one in terms of line balancing index 
and unit per hour per person one. In addition, twenty five 
percent of human resource were reduced; and overall labor 
effectiveness index is increased in both suggested 
alternatives. Currently, the option 2 has been applied due to 
without investment more. However, the ILP-FVT operator 
worked most full time. It is not good for a long time. 
Therefore, option 1 would be invested in the near future. 
 
 
5. Conclusions 
The quality of the electronics assembly line was 
enhanced in terms of line balancing index, overall labor 
effectiveness, productivity and elimination of wastes. 
Although human resource was decreased 25%, the customer 
demand could meet. This research shows that there are 
many wastes which could be eliminated with the simple 
lean tools. It is not very complicate but it would bring 
essential benefits.  
After the line is balanced, standardization of works 
should be done. The guideline should be developed in detail 
for training and assuring the quality of jobs. Other lean 
tools such as 5S, Kaizen, or TPM should be studied, which 
could support setting up the lean environment for the 
company. 
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Table 12. Summary of alternatives results 
 
Note: - HC: Human Capital (person) 
- LBI: Line Balancing Index (%) 
- OLE: Overall Labour Effectiveness (%) 
- UPH: Unit per Hour (product/hour) 
- UPPH: Unit per Hour per Person (product/hour) 
